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Voltage and Level-Shifter Assignment Driven
Floorplanning
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SUMMARY Low Power Design has become a significant re-
quirement when the CMOS technology entered the nanometer
era. Multiple-Supply Voltage (MSV) is a popular and effective
method for both dynamic and static power reduction while main-
taining performance. Level shifters may cause area and Intercon-
nect Length Overhead(ILO), and should be considered at both
floorplanning and post-floorplanning stages. In this paper, we
propose a two phases algorithm framework, called VLSAF, to
solve voltage and level shifter assignment problem. At floorplan-
ning phase, we use a convex cost network flow algorithm to assign
voltage and a minimum cost flow algorithm to handle level-shifter
assignment. At post-floorplanning phase, a heuristic method is
adopted to redistribute white spaces and calculate the positions
and shapes of level shifters. The experimental results show VL-
SAF is effective.
key words: Voltage-Island, Voltage Assignment, Convex Net-
work Flow, Level Shifter Assignment, White Space Redistribu-
tion
1. Introduction
Low Power Design has become a significant require-
ment when the CMOS technology entered the nanome-
ter era. On the one hand, hundreds of millions of
transistors can be integrate on the same chip by us-
ing system-on-chip(SoC) design methodologies. On the
other hand, the shrinking feature sizes and increasing
circuit speed cause higher power consumption, which
not only shorten the battery life for handheld devices
but also lead to thermal and reliability problems.
Many techniques were introduced to deal with
power optimization. Among the existing techniques,
MSV is a popular and effective method for both dy-
namic and static power reduction while maintaining
performance. In the MSV design, one of the most im-
portant problem is voltage assignment: timing critical
modules are assigned to higher voltage while noncriti-
cal modules are assigned to lower voltage, so the power
can be saved without degrading the overall circuit per-
formance.
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Level-shifter [1] has to be inserted to an intercon-
nect when a low voltage module drives a high voltage
module or a circuit may suffer from excessive short-
circuit current and leakage energy. From [5] we can ob-
serve that the number of level shifters increase rapidly
as modules increase and the area level-shifters consume
can not be ignored. As a result, level-shifters may
cause area and performance overhead, and should be
considered during floorplanning and post-floorplanning
stages.
There are a number of works addressing island
generation and voltage assignment in floorplanning
and placement. Among these works, voltage assign-
ment is considered at various stages, including pre-
floorplanning[4], [5]; during floorplanning[6]–[8]; and
post-floorplaning / post-placement [9]–[12].
Lee et al.[5] handle voltage assignment by dynamic
programming, and level shifters are inserted as soft
block according to the voltage assignment result at pre-
floorplanning stage. Then power network resource are
considered during floorplanning. However, there are
some deficiencies in the work: first, voltage assignment
is handled before floorplanning, so physical information
such as the distances among modules are not able to be
taken into account; secondly, the search space is large
if level-shifters are considered as a module.
An approach based on ILP is used in [10] for volt-
age assignment at the post-floorplanning stage. Level-
shifter planning and power-network resources are con-
sidered. However, their approach does not consider
level-shifter’s area consumption and relies on the floor-
planning result.
To make use of physical information such as the
length of interconnects among modules, voltage assign-
ment problem should be addressed during floorplan-
ning. Ma et al.[8] transform voltage assignment prob-
lem into a convex cost network flow problem, and in-
tegrate it into floorplanning stage. However, their ap-
proach consider neither level-shifters’ area overhead nor
level-shifters’ positions.
The remainder of this paper is organized as follows.
Section 2 defines the voltage-island driven floorplanning
problem. Section 3 presents our algorithm flow. Section
4 reports our experimental results. At last, Section 5
concludes this paper.
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2. PROBLEM FORMULATION
In this paper, we use CBL[3] to represent every floor-
plan generated. CBL is a topological representation
dissecting the chip into rectangular rooms, and each
room is assigned at most one module. Besides, all the
nets are two-pin nets, and multi-pin nets can be de-
composed into a set of source-sink two-pin nets. The
wire length of every net is calculated by half-perimeter
model.
Definition 1 (Interconnect Length Overhead): Each
level-shifter belongs to a net, we assume that a level
shifter can always be inserted in the net’s bounding
box. However, if level-shifter is outside net’s bound-
ing box, its net’s interconnect length would increase.
The increased length is denoted as Interconnect Length
Overhead (ILO).
Definition 2 (Power Network Resource): The power
network resource of a voltage island is evaluated by the
half perimeter wirelength of the minimal bounding box
enclosing the island.
For every candidate floorplan, to meet the perfor-
mance constraint, timing-critical modules are assigned
a high voltage, and the other non-timing-critical mod-
ules are assigned a lower voltage to maximize power
saving. Besides, each level-shifter is assigned to a rough
position to minimize interconnect length overhead. We
refer to the problem as the Voltage and Level-Shifter
Assignment driven Floorplanning (VLSAF).
Problem 1: (VLSAF) We are given
1) A set of m modules: N = {n1, n2, . . . , nm}. Each
module ni is hard block(fixed size and aspect ratio),
and is given k legal working voltages, and power
-delay tradeoff is represented as a delay-power curve
(DP–curve, as shown in Fig.3).
2) A netlist, which can be denoted as a directed acyclic
graph(DAG), Gˆ = (Vˆ , Eˆ), where Vˆ = {n1, n2, . . . ,
nm}, and e(i, j) ∈ Eˆ denotes an interconnect from
ni to nj .
3) A timing constraint Tcycle.
4) Level-shifter’s area, power and delay.
After VLSAF, a chip floorplanning is generated
to meet several objectives: First, minimize the area
and power cost. Secondly, satisfying timing constraint.
Third, insert all the level-shifters in need and minimize
the wire length and the interconnect length overhead.
3. VLSAF Algorithm
3.1 Overview of VLSAF
As shown in Fig.1, algorithm VLSAF consists of two
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Fig. 1 Overall of VLSAF
phases: (I)voltage and level-shifters assignment during
floorplanning, (II) White Space Redistribution(WSR)
at post-floorplanning.
In Phase I, we modify the model in [8] to han-
dle voltage assignment and present a Min-Cost Max-
Flow based method to solve the level-shifters assign-
ment problem. When generate a new packing, we carry
out voltage and level-shifter assignment. After voltage
assignment(VA), each module is assigned a voltage to
reduce power consumption as much as possible yet sat-
isfies the performance constraint. After level-shifter as-
signment(LSA), as many level-shifters as possible are
assigned a room. Level shifters which can not assigned
are belong to set ELS(detail in 3.4) and will cause some
Interconnect Length Overhead(ILO).
In Phase II, a heuristic method is adopted to calcu-
late every module’s relative position in room. Besides,
every room’s white space is divided into grids, and each
level-shifter is decided its aspect ratio and inserted to a
grid. Finally, if a level-shifter can not assign a room in
LSA, it can be inserted into a room in order to reduce
interconnect length overhead(ILO).
3.2 Voltage Assignment of Two Voltages
During floorplanning, when a new floorplan is gener-
ated, we can estimate the interconnect length between
module i and module j, denoted as lenij. Similar to
[8], lenij can be scaled to delay delayij according to
delayij = δ × lenij, where δ is a constant scaling fac-
tor. We check every delayij, if delayij ≥ Tcycle, then
time constraint can not be satisfied, so another new
floorplan is generated. Otherwise we carry out voltage
assignment.
Given netlist Gˆ = (Vˆ , Eˆ), voltage assignment
problem can be formulated as (1):
Minimize
∑
i∈Vˆ
Pi(di) (1)
s.t.


µj − µi ≥ delayij + di ∀e(i, j) ∈ Eˆ (1a)
di ∈ {d
1
i , d
2
i , . . . d
k
i } ∀i ∈ Vˆ (1b)
0 ≤ µi ≤ Tcycle ∀i ∈ Vˆ (1c)
where µi is the arrival time of vertex i in DAG, and di
is the delay of vertex i.
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Fig. 2 (a)G¯ = {V¯ , E¯}, after adding nodes s, t and diving nodes
Ni into Ii and Oi (b)Transformed G¯ = {V¯ , E¯} by adding edge
e(s, t) to remove constraint µt − µs ≤ Tcycle in equation (2).
3.2.1 Two Legal Working Voltages Assignment
When there are only two legal working voltages, we
transform Gˆ into G¯ = (V¯ , E¯). First, a start node
s and an end node t are added to Vˆ , s intercon-
nect the nodes whose in-degree are zero, and nodes
with zero out-degree interconnect t. We set V¯ =
{s, t} ∪ Vˆ = {s, t, n1, n2, . . . , nm}. Besides, ni(i =
1, . . . ,m) are divided into two nodes: Ii and Oi, so
V¯ = {s, t, I1, O1, I2, O2, . . . , Im, Om}. And Ii is con-
nected to Oi by a directed edge. We denote these new
created edges {e(Ii, Oi)|Ii, Oi ∈ V¯ } as E¯1, denote edges
{e(s, Ik)|Ik ∈ V¯ } as E¯3, and other edges as E¯2, and
E¯ = E¯1 ∪ E¯2 ∪ E¯3. The DAG G¯ = (V¯ , E¯) is shown in
Fig. 2 (a).
The mathematical program is in (2),where dij is
delay from node i to node j.
Minimize
∑
e(i,j)∈E¯
Pij(dij) (2)
s.t.


µj − µi ≥ dij ∀e(i, j) ∈ E¯ (2a)
µt − µs ≤ Tcycle (2b)
dij ∈ {d
1
ij , d
2
ij} ∀e(i, j) ∈ E¯1 (2c)
dij = delayij ∀e(i, j) ∈ E¯2 (2d)
dij = 0 ∀e(i, j) ∈ E¯3 (2e)
Compare with [8], which has more constraints as
follows:{
0 ≤ µi ≤ Tcycle ∀i ∈ V¯
lij ≤ dij ≤ uij ∀e(i, j) ∈ E¯
we introduce some modifications. First, timing con-
straint used to be estimated as Tcycle − L× dls, where
L is the longest path in DAG. To reduce tolerance of
timing constraint, in module’s DP-curve, we add dls
to lower voltage’s delay and add pls to lower voltage’s
power(as shown in Fig. 3), and time constraint can be
set as Tcycle. Since there are only two possible supply
voltages, power function Pij(dij) still be convex func-
tion. Secondly, we add start node s and end node t
to remove constraint 0 ≤ ti ≤ Tcycle. Third, since DP-
curve is a linear function, in other word, for e(i, j) ∈ E1,
dij has only two choices: d
1
ij and d
2
ij . We can prove
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Fig. 3 For a module, when number of legal working voltages is
2, (a)original DP-curve, (b)modified DP-curve, adding the power
and delay of level-shifter.
later that we can solve the program optimally even if
we remove the constraint lij ≤ dij ≤ uij .
We can incorporate constraints (2b) and (2a) by
transforming (2b) into µs − µt ≥ −Tcycle, and define
dst, s.t. µt − µs = dst & dst ≤ Tcycle. Accordingly,
E¯3 = {E¯3 ∪ e(s, t)}, and the transformed DAG G¯ is
shown in Fig.2(b). Besides, we dualize the constraints
(2a) using a nonnegative Lagrangian multiplier vector
x¯, obtaining the following Lagrangian subproblem:
L(~x) = min
∑
e(i,j)∈E¯
[Pij(dij)+xijdij ]+
∑
i∈V¯
xsiµi(3)
We set V = V¯ , remove e(i, j) ∈ E3, and add an
edge e(s, i) for each node i ∈ V . The newly edges are
denoted as E3, and E1 = E¯1, E2 = E¯2. Now E =
E1 ∪ E2 ∪E3, and the transformed DAG is denoted as
G = (V,E).
For every e(s, i) ∈ E3, we set dsi = µi, Psi(dsi) =
0, lsi = 0,usi =
{
K, if i 6= t
Tcycle, if i = t
, where k is a
huge coefficient.
We define function Hij(xij) for each e(i, j) ∈ E as
follows: Hij(xij) = mindij{Pij(dij) + xijdij}.
For the e(i, j) ∈ E1, because Pij(dij) is linear func-
tion
Pij(dij) = −k × dij , dij ∈ [d
1
ij , d
2
ij ] (4)
where k ≥ 0 and −k denotes slope of the function,
k =
Pij(d
1
ij)−Pij(d
2
ij)
d2
ij
−d1
ij
.
Hij(xij)=min{(xij − k)× dij}
=
{
(xij − k)× d
2
ij 0 ≤ xij ≤ k
(xij − k)× d
1
ij k ≤ xij
=
{
Pij(d
2
ij) + d
2
ijxij 0 ≤ xij ≤ k
Pij(d
1
ij) + d
1
ijxij k ≤ xij
(5)
For the e(i, j) ∈ E2, Hij(xij) = dijxij , xij ≥ 0.
For the e(i, j) ∈ E3,Hij(xij) =
{
Kj × xij xij ≤ 0
0 xij ≥ 0
,
where Kj = Tcycle if j = t; and if j 6= t, Kj equals K.
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To transform the problem into a minimum cost
flow problem, we construct an expanded network G′ =
(V ′, E′). There are three kinds of edges to consider:
• e(i, j) in E1:we introduce 2 edges in G′, and the
costs of these edges are: −d2ij ,−d
1
ij ; upper
capacities: k,M − k; lower capacities are both 0.
• e(i, j) in E2: cost, lower and upper capacity is
−dij , 0, M.
• Edge in E3: two edges are introduced in G′, one
with cost, lower and upper capacity as
(−Kj ,−M, 0), another is (0, 0,M).
Using the cost-scaling algorithm, we can solve the
minimum cost flow problem in G′. For the given opti-
mal flow x∗, we construct residual network G(x∗) and
solve a shortest path problem to determine shortest
path distance d(i) from node s to every other node.
By implying that µ(i) = d(i) and dij = µ(i)− µ(j) for
each e(i, j) ∈ E1, we can finally solve voltage assign-
ment problem.
3.2.2 Multi-Voltage Assignment
When number of legal working voltages is more than
two, we can solve voltage assignment in a similar
method.
Definition 3 (LS-DP-Curve): The power-delay trade-
off of level shifter is represented by a LS-DP-Curve
{(dls1, pls1), (dls2, pls2), (dls3, pls3)}, where each pair
(dlsi, plsi) is the corresponding delay and power con-
sumption when level shifter is driving from module at
voltage i.
When a module is at voltage 1( the most high volt-
age ), it does not need level shifter to drive other mod-
ules, dls1 = pls1 = 0. Lower voltage module needs big-
ger level shifter to drive other modules. Since dynamic
energy consumption is proportional to the square of the
supply voltage, it is trival that power increases rapidly
than delay. We assume the LS-DP-Curve is convex.
For each module, we modify its DP-Curve: replace
each pair (di, pi) by (di+dlsi, pi+plsi), where (dlsi, plsi)
is level shifter’s delay and power consumption.
LEMMA 1: f(x) is convex ⇐⇒ f(x1 + x2) <
f(x1)+f(x2)
2 , ∀x1, x2 ∈ Z.
LEMMA 2: If f(x) and g(x) are convex, then
P (x) = f(x) + g(x) is also convex.
Using lemma 1 and lemma 2, we can prove that
modified DP-Curve is piecewise linear convex function
with integer breakpoints, and we can apply similar
method like 3.2.1 to solve voltage assignment problem.
3.3 Level Shifters Assignment
After voltage assignment, every module is assigned a
Table 1 Notation used in LS Assignment
m # of modules
nls # of level-shifters in need
R Set of rooms, R = {r1, r2, . . . , rm}
rj Room containing module j
wsj White space in rj
LSij Set of LSs with same source i and same sink j
sizeij # of level shifters in LSij
pwsj Potential white space in room rj
wrj(hrj) Width(Height) of room rj
wmj(hmj) Width(Height) of module nj
wij(hij) Width(Height) of 1st Feasible Region fr1ij
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Fig. 4 (a)No matter how to move the module, dark area
can not insert level-shifter, while blank area is Potential White
Space(PWS) of Rj (b)1st and 2nd Feasible Region of FRij .
voltage. Since each net driving from a low voltage mod-
ule to a high voltage module should insert a level shifter,
the number of level-shifters nls is determined. To lo-
cate the m modules, chip is dissected into set of rooms
R = {r1, r2, . . . , rm}. Due to the restriction that level
shifter cannot be placed on a module, the location must
be within a white space. Besides, level shifter has non-
zero area, it cannot be placed arbitrarily close to each
other.
Here we carry out minimum cost flow based level-
shifters assignment to try to assign every level-shifters
one room. We define sets of level shifters LS =∑n
i=1
∑n
j=1 LSij(i = 1, . . . , n; j = 1, . . . , n; i 6= j), ev-
ery set LSij contain sizeij level shifters with same
source module i and the same sink module j, and∑n
i=1
∑n
j=1 sizeij = nls.
To check whether a room has extra space to insert
level-shifter, we denote the White Space in room rj as
wsj , whose area can be calculated as follow:
Area(wsj) = wrj × hrj − wmj × hmj (6)
where wrj(hrj) denotes the width(height) of room rj ,
wmj(hmj) denotes the width(height) of module nj.
Each level-shifter belongs to a net, and is inserted
into white space. If white space is outside the net’s
bounding box, inserting level shifter may cause Inter-
connect Length Overhead(ILO), so each white space
has its own cost for given level shifter. Since we as-
sume all modules are hard blocks, some space of room
must belong to a module(as shown in Fig.4(a), center
dashed area can not insert level shifter no matter how
to put the module).
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Fig. 5 (a)LS13 drives from module 1 to module 3 and LS25
drives from module 2 to module 5. (b)Corresponding network
graph, LS1 can be assigned to room 1,3,4, while LS2 can be
assigned to room 2,3,5.
Definition 4 (Potential White Space (PWS)): The space
of room rj can be white space through module moving
is denoted as Potential White Space(pwsj).
pwsj can be considered as two horizontal channels
and two vertical channels, as shown in Fig. 4 (a), we
denote the width of vertical channel as wcj = wrj−wmj,
and the width of horizontal channel as hcj = hrj−hmj.
Definition 5 (Feasible Region (FR)): For a net re-
quiring level shifter i, its bounding box is denoted as
bi, we define level-shifter i’s feasible region as FRi and
FRi = {wsj |∀j, bi ∩ rj 6= 0}.
For room rj , if its white space wsj belongs to level-
shifter lsi’s Feasible Region FRi, we call rj as lsi’s can-
didate room. The part of wsj in bi is denoted as 1st
Feasible Region(fr1ij), while the other part of wsj is
denoted as 2nd Feasible Region(fr2ij). If lsi is inserted
into its candidate room, then will not cause Intercon-
nect Length Overhead (ILO) to its net.
We set w = max(wij −wcj , 0) and h = max(hij −
hcj, 0), then the area of fr1ij can be calculated as fol-
lows:
Area(fr1ij) = wij × hij − w × h (7)
We construct a network graph G∗ = (V ∗, E∗), and
then use a min-cost max-flow algorithm to determine
which room each level shifter belong to. If all level
shifters are assigned to their candidate rooms, no ILO
will occur. A simple example is shown in Fig.5.
• V ∗ = {s, t} ∪ LS ∪R.
• E∗ = {(s, lsi)|LSi ∈
LS} ∪ {(LSi, rj)|∀rj is LS
′
is candidate room} ∪
{(rj , t)|rj ∈ R}.
• Capacities: C(s, LSi) = sizei, C(LSi, rj) =
sizei, C(rj , t) =
Area(wsj)
als
.
• Cost:
F (s, LSi) = 0, F (rj , t) = 0;F (LSi, rj) = Fij ,
which will discussed below.
We define area percent of fr1ij as pij , 0 ≤ pij ≤ 1.
pij =
{
Area(fr1ij)
Area(wsj)
, Area(wsj) 6= 0
0, others
(8)
Define cost of edge e(LSi, rj), Fij is a function of
pij :
Fij(pij) = ⌈
1
pij + µ
+ (1− pij)× k
× (Term1ij + Term2ij)⌉ (9)
where µ is a small coefficient, k is a undetermined
coefficient and Term1ij, T erm2ij is penalty terms,
and Term1ij =
{
hrj−hij
wcj
, wcj 6= 0
0, wcj = 0
, Term2ij ={ wrj−wij
hcj
, hcj 6= 0
0, hcj = 0
.
Equation (9) has some special characters. First,
it is a monotonically decreasing function of pij , which
means we are inclined to put level-shifter in the room
which has higher percentage of 1st FR. Besides, it
can not be too large even fr1ij is very small, so we
add coefficient µ and maxFij(pij) ≃ ⌈
1
µ
⌉. Third, we
observe that even two room have the same pij and
pij ≤ 1, if level shifter is inserted in fr2ij , the room has
longer fr2ij may cause longer length. Consequently, in
equation (9), we add the penalty term Term1ij and
Term2ij.
It can be shown that any flow in the network G∗
assigns level shifters to white spaces (given by the sat-
urated edges between the level shifters LSi’s and the
white space nodes wsj ’s). Although level shifter as-
signment is similar to buffer assignment, each net has
at most one level shifter to insert and it can be solved
effectively by minimum cost flow algorithm(run in poly-
nomial time[13]).
3.4 White Space Redistribution (WSR)
During floorplanning, voltage assignment and level
shifter assignment are carried out for each candidate
solution. Best solution that satisfies constraints and
inserts most level shifters would be stored. After floor-
planning, most level-shifters can be assigned to rooms
in stored best solution. We define ELS a set which
contains level-shifters that can not be assigned to any
room. In room rj , we define the module to pack as
nj , and a group of level shifters to insert as Lsj =
{ls1, ls2, . . . , lspi}. Follow condition must be satisfied:
Area(nj) +
pi∑
k=1
Area(lsk) ≤ Area(rj)
Traditional room-based floorplanner will pack the
modules at the lower-left corner or the center of the
rooms. Different from the traditional block planning
method, to favor the level-shifters insertion, a heuris-
tic method( called WSR) is adopted to calculate mod-
ules’ and level-shifters’ relative positions in rooms. The
framework of algorithm WSR is shown in Algorithm 1.
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Algorithm 1 (WSR)
1: for j = 1 to m do
2: pj ← sizeof(Lsj);
3: Fright ← 0, Fleft ← 0, Fup ← 0, Fdown ← 0;
4: for i = 1 to pj do
5: calculate Fix and Fiy;
6: update Fright, Fleft, Fup, Fdown;
7: end for
8: calculate Xn and Ynj ; /*Relative Position*/
9: generate grids Gj in white space;
10: sort Lsj by priority;
11: for i = 1 to pj do
12: pick one grid to insert lsi; /*Level shifter insertion*/
13: end for
14: end for
15: InsertELS();
16: for j = 1 to m do
17: move modules nj under demand of Power Network;
18: end for
3.4.1 Relative Position Calculation
If a level-shifter lsi is assigned into room rj , a prefer
region is provided. If lsi is inserted in the prefer re-
gion, then interconnect would not lengthen. For each
level-shifter to insert in room rj , a force is produced to
push the module nj apart from the level-shifter. We
consider the force produced by lsi in x- and y-direction
separately, denoted as Fix and Fiy. For example, as
shown in Fig. 6(a), if lsi prefers to locate in the lower-
left corner of rj , then Fix pushes nj to right and Fiy
pushes nj to upper. To calculate Fix and Fiy , prefer
area is defined as a quaternion (w1ij , w2ij , h1ij , h2ij),
where w1ij(w2ij) is the distance from prefer area to
left(right) boundary of rj , h1ij(h2ij) is the distance
from prefer area to upper(lower) boundary of rj , as
shown in Fig. 6(b).
Fix and Fiy can be calculated as equation (10).
Fix =
w2ij−w1ij
wrj
, Fiy =
h2ij−h1ij
hrj
(10)
To calculate the position of module nj , we define
four variables Fright, Fleft, Fup, Fdown as follows:

Fright =
∑
i Fix, ∀Fix ≥ 0
Fleft =
∑
i Fix, ∀Fix < 0
Fup =
∑
i Fiy , ∀Fiy ≥ 0
Fdown =
∑
i Fiy , ∀Fiy < 0
(11)
Relative position of nj in room rj is denoted as
(Xnj , Ynj), then Xnj =
(wrj−wmj)×Fright
Fright−Fleft
and Ynj =
(hrj−hmj)×Fup
Fup−Fdown
.
3.4.2 Grids Generation and LS Insertion
Definition 6 (l-bounding box): Given a level shifter
lsk, we define the bounding box of lsk’s net as B, whose
width is widB and height is heiB. The l-bounding box
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Fig. 6 In room rj , (a)if level-shifter lsi prefers to locate
in lower-left corner (dark area is prefer region), then lsi pro-
duces forces (Fix, Fiy) to pushes module nj upper and right.
(b)w1ij , w2ij , h1ij , h2ij are defined to calculate forces (Fix, Fiy).





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Fig. 7 Bl is l-bounding box of B.
ofB is Bl, which has the same centric position. Besides,
width of Bl is (widB+2× l) and height is (heiB+2× l)
(as shown in Fig.7).
In room rj , after calculating module nj ’s rela-
tive position, at most four rectangular white spaces
are generated. We divide each white spaces into rect-
angular grids, whose area are all als. So room rj
records a set of grids Gj = {g1, g2, . . . , gm,m × als ≤
Area(rj) − Area(nj)}, and each grid has its position.
Level-shifters in set Lsj are sorted by area of prefer re-
gion. Smaller prefer region, higher priority. Then each
level-shifter picks one grid in order.
After every level-shifter assigned choosing a grid,
each level shifter lsk in ELS chooses one free grid to
insert(as shown in Algorithm 2).
Algorithm 2 InsertELS()
1: Initialize l = 0, step;
2: while ELS is not empty do
3: l← l+ step;
4: num← ELS.size();
5: for i = 1 to num do
6: Generate l-bounding box of lsi;
7: Find all free grids inside l-bounding box;
8: end for
9: Construct bipartite graphs;
10: Solve maximum bipartite matching;
11: Update ELS;
12: end while
Given l, for each level shifter lsk in ELS, we con-
struct a l-bounding box, called Bkl (step 6). Then we
find all free grids in Bkl (step 7). In step 9, we construct
bipartite graphs, then we use Hungarian algorithm to
find maximum bipartite matching, which takes O(mn)
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Table 2 The Comparison Between the VLSAF and the Previous Work
Benchmark Max Power Power Cost PNR LS Number W.S(%) Time(s)
[5] VLSAF [5] VLSAF [5] VLSAF [5] VLSAF [5] VLSAF
n10 216841 216840 189142 965 1007 0 9 4.87 9.44 6.001 3.24
n30 205650 190717 146483 1369 1436 57 25 9.03 11.32 115.07 35.11
n50 195140 172884 135316 1514 1460 119 114 21.10 16.66 569.36 116.97
n100 180022 179876 123526 1671 1354 92 153 34.07 26.71 1768 688.13
n200 177633 174818 130050 2040 1763 399 203 46.52 29.66 4212 1969.12
n300 273499 219492 234389 2147 1997 452 337 44.10 37.74 4800 2392.8
Avg - 192438 159818 1617.7 1502.8 186 140.2 26.61 21.92 1911.74 857.56
Diff - - -17% - -7.2% - -24.7% - -17.6% - -55.2%
Table 3 VLSAF v.s. VAF+LSI
Wire Length w. LS ILO(%) W.S(%) Time(s)
VLSAF VAF+LSI VLSAF VAF+LSI VLSAF VAF+LSI VLSAF VAF+LSI
n10 13552 17937 0.89 2.29 9.44 10.46 3.24 2.09
n30 44225 43282 0.31 0.85 11.32 10.75 35.11 23.13
n50 92678 95666 1.20 2.27 16.66 18.12 116.97 39.81
n100 185622 191522 1.03 2.40 26.71 26.40 688.13 327.01
n200 366003 365792 1.64 4.28 29.66 30.06 1969.12 1304.3
n300 560042 600348 0.67 1.37 37.74 35.36 2392.8 1772.03
Avg 210404 219091 0.96 2.24 21.92 21.86 857.56 578.06
Diff - +4% - +133% - -0.3% - -32.5%
Table 4 Experimental Results with More Legal Working Voltage
k
Power
Cost
Wire
Length
LS
Num
ILO
(%)
W.S
(%)
Time
(s)
k
Power
Cost
Wire
Length
LS
Num
ILO
(%)
W.S
(%)
Time
(s)
n10 3 163352 16386 10 0.13 11.58 3.03 n100 3 131394 180023 150 0.50 26.8 438.05
4 162794 16474 11 0.12 11.54 3.96 4 120885 181280 167 0.34 26.07 414.7
n30 3 139466 45103 42 0.32 15.85 20.82 n200 3 112801 331627 242 0.55 35.44 1949.4
4 138463 45388 42 0.21 17.63 19.83 4 117538 344111 248 0.46 34.84 2036.4
n50 3 132199 94105 130 0.37 22.72 51.10 n300 3 218636 556718 389 0.44 37.14 2390.2
4 133564 93296 151 0.50 22.95 49.35 4 206354 568364 417 0.53 38.54 2377.2
time†(step 10). In step 11, we update ELS, and remove
level shifters that have been inserted. If there still are
level shifters in ELS, we update l and go back to step
6.
After InsertELS(), in room rj , if not all the grids
are inserted by level shifter, module nj may remove. If
nj is in lowest voltage, it removes toward left and down
to reduce total area. Otherwise, it removes toward the
center of power network to minimize power network
resource.
4. EXPERIMENTAL RESULTS
We implemented algorithm VLSAF in the C++ pro-
gramming language and executed on a Linux machine
with a 3.0GHz CPU and 1GB Memory. Fig. 8 shows
the experimental results of the benchmarks n50 and
n200. Blocks in the same voltage are nearly clustered
together to reduce the power-network resource, and
level shifters (small dark blocks) are inserted in white
spaces. Cost function in simulated annealing is:
Φ = λAA+ λWW + λPP + λRR+ λNN
†
m is the number of edges, and n is the number of nodes
where A and W represent the floorplan area and wire
length; P represents the total power consumption; R
represents the power network resource; and N records
the number of level shifters that can not be assigned.
The previous work [5] is the recent one in handling
floorplanning problem considering voltage assignment
and level-shifter insertion. To compare with [5], we per-
formed our experiments on the same test cases, which
are based on the GSRC benchmarks adding power and
delay specifications. Table 1 shows comparisons be-
tween our experimental result and [5]. The column
Power Cost means the actual power consumption, col-
umn PNR means power network resource consumption
and the column W.S means white space. VLSAF can
save 17% power and 7.2% PNR. The White Space and
Run Time results show our framework is about 2X
faster while white space can be saved by 17.6%.
We further demonstrated the effectiveness of our
approach by performing another contrastive approach
VAF+LSI, which solves level-shifter assignment and in-
sertion only at post-floorplan stage. Table 3 compares
VLSAF and VAF+LSI. We can see that in VAF+LSI,
although runtime is shorter(no iterative level shifter as-
signments during floorplanning), wire length and inter-
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Fig. 8 Experimental results of n50 and n200 with two legal
working voltages.
connect length overhead(ILO) are increased by 4% and
133%. High ILO may cause delay estimation among
modules inaccurate, or even lead to timing constraint
violation. Accordingly, VLSAF is effective and signifi-
cant with a reasonable more runtime.
Besides, we have done two sets of experiments in
which the number of legal working voltages for each
module is set three and four. The detailed results are
listed in Table 4.
5. CONCLUSIONS
We have proposed a two phases framework to solve volt-
age assignment and level shifter insertion: phase one is
voltage and level-shifter assignment driven floorplan-
ning; phase two is white space redistribution at post-
floorplanning stage. Experimental results have shown
that our framework is effective in reducing power cost
while considering level shifters’ positions and areas.
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